#64bit Gate level Adder
A 64 bit adder circuit that is implemented in gate level with verilog and simulated with ModelSim.