-
Notifications
You must be signed in to change notification settings - Fork 5
WB - Wishbone #23
Copy link
Copy link
Open
Labels
Accepting PRInternalMainly internal interface between components.Mainly internal interface between components.Memory-MappedRequest: New InterfaceAdd an interface not listed yet.Add an interface not listed yet.SoC Bus Architecture
Milestone
Description
Activity
Metadata
Metadata
Assignees
Labels
Accepting PRInternalMainly internal interface between components.Mainly internal interface between components.Memory-MappedRequest: New InterfaceAdd an interface not listed yet.Add an interface not listed yet.SoC Bus Architecture
Specification
Wishone B.4 Specification
Further resources:
/cc @olofk, @tgingold