Skip to content

sync_wedge: Remove deprecated clock gate #359

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
phsauter merged 2 commits into from
Aug 21, 2026
Merged

sync_wedge: Remove deprecated clock gate #359

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
1b522b1
sync_wedge: Replace deprecated clock gate
phsauter Aug 20, 2026
cfed869
sync_wedge: Remove clear and enable
phsauter Aug 21, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 0 additions & 3 deletions src/cc_edge_detect.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -14,7 +14,6 @@
module cc_edge_detect (
input logic clk_i, // Clock
input logic rst_ni, // Asynchronous reset active low
input logic clr_i, // Synchronous clear active high
input logic d_i, // Data stream in
output logic re_o, // Rising edge detected
output logic fe_o // Falling edge detected
Expand All @@ -23,8 +22,6 @@ module cc_edge_detect (
cc_sync_wedge i_sync_wedge (
.clk_i ( clk_i ),
.rst_ni ( rst_ni ),
.clr_i ( clr_i ),
.en_i ( 1'b1 ),
.serial_i ( d_i ),
.r_edge_o ( re_o ),
.f_edge_o ( fe_o ),
Expand Down
2 changes: 0 additions & 2 deletions src/cc_edge_propagator_ack.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -43,8 +43,6 @@ module cc_edge_propagator_ack (
cc_sync_wedge u_sync_clkb (
.clk_i ( clk_rx_i ),
.rst_ni ( rst_rx_ni ),
.clr_i ( '0 ),
.en_i ( 1'b1 ),
.serial_i ( r_input_reg ),
.r_edge_o ( edge_o ),
.f_edge_o ( ),
Expand Down
2 changes: 0 additions & 2 deletions src/cc_edge_propagator_rx.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -21,8 +21,6 @@ module cc_edge_propagator_rx (
cc_sync_wedge i_sync_clkb (
.clk_i ( clk_i ),
.rst_ni ( rst_ni ),
.clr_i ( '0 ),
.en_i ( 1'b1 ),
.serial_i ( valid_i ),
.r_edge_o ( valid_o ),
.f_edge_o ( ),
Expand Down
12 changes: 1 addition & 11 deletions src/cc_sync_wedge.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,14 +17,11 @@ module cc_sync_wedge #(
) (
input logic clk_i, // Clock
input logic rst_ni, // Asynchronous reset active low
input logic clr_i, // Synchronous clear active high
input logic en_i,
input logic serial_i,
output logic r_edge_o,
output logic f_edge_o,
output logic serial_o
);
logic clk;
logic serial, serial_q;

assign serial_o = serial_q;
Expand All @@ -40,12 +37,5 @@ module cc_sync_wedge #(
.serial_o ( serial )
);

pulp_clock_gating i_pulp_clock_gating (
.clk_i,
.en_i,
.test_en_i ( 1'b0 ),
.clk_o ( clk )
);

`FFLARNC(serial_q, serial, en_i, clr_i, 1'b0, clk, rst_ni)
`FF(serial_q, serial, 1'b0, clk_i, rst_ni)
endmodule
1 change: 0 additions & 1 deletion src/deprecated/edge_detect.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,6 @@ module edge_detect (
cc_edge_detect i_cc_edge_detect (
.clk_i ( clk_i ),
.rst_ni ( rst_ni ),
.clr_i ( 1'b0 ),
.d_i ( d_i ),
.re_o ( re_o ),
.fe_o ( fe_o )
Expand Down
5 changes: 2 additions & 3 deletions src/deprecated/sync_wedge.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,7 +9,7 @@ module sync_wedge #(
) (
input logic clk_i,
input logic rst_ni,
input logic en_i,
input logic en_i, // Retained for source compatibility; intentionally ignored.
input logic serial_i,
output logic r_edge_o,
output logic f_edge_o,
Expand All @@ -18,13 +18,12 @@ module sync_wedge #(
// synthesis translate_off
initial $warning("Module '%m' is deprecated. Use 'cc_sync_wedge' instead.");
// synthesis translate_on

cc_sync_wedge #(
.Stages ( STAGES )
) i_cc_sync_wedge (
.clk_i ( clk_i ),
.rst_ni ( rst_ni ),
.clr_i ( 1'b0 ),
.en_i ( en_i ),
.serial_i ( serial_i ),
.r_edge_o ( r_edge_o ),
.f_edge_o ( f_edge_o ),
Expand Down