Skip to content

Keep unconnected instance ports when generating Verilog - #68

Open
aamir-azeez wants to merge 1 commit into
PyHDI:developfrom
aamir-azeez:fix/unconnected-instance-ports
Open

Keep unconnected instance ports when generating Verilog#68
aamir-azeez wants to merge 1 commit into
PyHDI:developfrom
aamir-azeez:fix/unconnected-instance-ports

Keep unconnected instance ports when generating Verilog

77565f4
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs