Skip to content

Save casez statements in generated Verilog - #141

Open
aamir-azeez wants to merge 1 commit into
PyHDI:developfrom
aamir-azeez:fix/casez-code-generation
Open

aamir-azeez wants to merge 1 commit into
PyHDI:developfrom
aamir-azeez:fix/casez-code-generation

Save casez statements in generated Verilog

2ff2118
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs